Name: SOLUTIONS
ECE Box #

<table>
<thead>
<tr>
<th>Problem</th>
<th>Score</th>
<th>Points</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>28.5</td>
<td>30</td>
</tr>
<tr>
<td>2</td>
<td>37.9</td>
<td>40</td>
</tr>
<tr>
<td>3</td>
<td>21.8</td>
<td>30</td>
</tr>
</tbody>
</table>

ECE4902 B2015
Analog IC Design
Quiz 2
November 13, 2015

- This is a closed book, closed notes test! Use of calculators is OK, but no pre-stored data or formulas allowed!

- The last page is a notes page which may be detached for convenience and need not be turned in with the exam.

- Show all your work. Partial credit may be given. If you think you need something that you can't remember, write down what you need and what you'd do if you remembered it.

- Look for the simple, straightforward way to solve the problem for the level of accuracy required. Don't get entangled in unnecessary algebra.

- As in real life, some problems may give you more information than you need. Don't assume that all information must be used! It's your job to decide what's relevant to the solution.

- You have 40 minutes to complete this quiz. There are three problems on a total of 13 pages (including notes page).
1. Parts (a) - (c) give various MOSFET circuit configurations with the given $V_{GS}$, $V_{DS}$, and threshold voltage $V_{TH}$, and cross-sectional views of the MOSFET device. In each case:

i) Indicate whether the MOSFET is an n-channel or p-channel device.

ii) In the boxes in the source, drain, and body regions write "n" or "p" to indicate whether that region is n-type or p-type silicon.

iii) Sketch the distribution of mobile charge in the channel (if any), and indicate what kind of charge (holes or e-). IF THE DISTRIBUTION OF MOBILE CHARGE SHOULD BE NONUNIFORM ALONG THE LENGTH OF THE CHANNEL, BE SURE YOUR PLOT SHOWS THIS!!

iv) Indicate whether the MOSFET is in the cutoff, triode, or saturation region of operation.

v) Choose ONLY ONE of (a) - (c), indicate the drain current $I_D$ in the box provided. [6]

Your choice!

---

a) Circle one:

n-CHANNEL

[8]

---

Circle one:

VGS < VTH

CUTOFF

TRIODE

SATURATION

$|V_{GS} - V_{TH}| > |V_{DS}|$
b) Circle one: n-CHANNEL

\[ V_G = +0.5V \]

\[ V_{TH} = +1.0V \]

<table>
<thead>
<tr>
<th>S</th>
<th>G</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ V_D = +3V \]

p-CHANNEL

\[ I_D = 0 \]

CUTOFF

\[ V_{GS} < V_{TH} \]

TRIODE

SATURATION

Circle one: **CUTOFF**

\[ V_{GS} > V_{TH} \]

\[ V_{GS} - \frac{1}{3} V_{TH} < V_{DS} \]

\[ V_{GS} - \frac{1}{3} V_{TH} < V_{DS} \]

\[ V_{GS} > V_{TH} \]

\[ V_{GS} - \frac{1}{3} V_{TH} < V_{DS} \]

\[ V_{GS} > V_{TH} \]
Even Digital is Analog: LVDS

Low Voltage Differential Signaling (LVDS) is a standard for transmitting logic signals in differential form. For high speed data (>100s of Mb/s) it has several advantages over single-ended logic signal transmission, which given the time constraints of a quiz we won't consider now.

A functional diagram of the LVDS concept is shown in the figure on the opposite page.

To send a logic “high” as shown in the figure, MOSFETs M1 and M2 are turned on and M3 and M4 are off. The current from the 3.5mA current source flows through the 100Ω resistor, giving a +350mV drop, plus-to-minus, as shown at the receiver.

To send a logic “low” M3 and M4 are turned on; M1 and M2 are turned off. The direction of current flow in the 100Ω load is reversed, giving a -350mV drop at the receiver.

Important considerations in the design of the driver are:

i) Minimizing the voltage drops on the M1-M4 switches when “on.” In the case shown in the figure, any voltage drop across M1 and M2 will add in series with the 350mV, reducing the headroom available for the 3.5mA current source.

ii) Ensuring the 3.5mA current source will function properly, given the voltage drops across M1, M2, and the 100Ω load resistance.

We’ll look at these considerations separately in parts (a-b) and (c-e) of this problem. Note that these parts do not depend on each other, so if you get stuck on (a-b) you can try (c-e), or vice versa.
First, we’ll size the width W5 of MOSFET M5 in the current source. The circuit configuration is shown in the figure on the opposite page. Note that M5 is a PMOS device.

The length is set at L5=2μm. The source of M5 is connected to the +3.3V supply voltage and the gate is connected to ground. Our goal is a drain current of 3.5mA. Assume the drain voltage of M5 will be +0.45V (we will ensure this by design in parts (c-e)).

For the MOSFET parameters, use the following:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>N-channel</th>
<th>P-channel</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{TH})</td>
<td>+0.65</td>
<td>-0.80</td>
<td>V</td>
</tr>
<tr>
<td>(\mu C_{ox})</td>
<td>2.5E-4</td>
<td>7.0E-5</td>
<td>A/V^2</td>
</tr>
</tbody>
</table>

a) What is the operating region (cutoff, triode, saturation) for M5 in this condition?

Circle one: [CUTOFF] [TRIODE] [SATURATION] [8]

\[ V_{GS} < V_{TH} \]
\[ |V_{DS}| > |V_{GS} - V_{TH}| \]

\[ 2.85V \quad 2.5V \]

b) Determine the width W5 necessary to meet the requirement of a 3.5mA drain current in this condition.

\[ W5 = 32\text{μm} \] [8]

**SQUARE LAW:**

\[ 3.5\text{mA} = \frac{7E-5}{2} \frac{W5}{2\mu m} (-3.3V-(-0.8))^2 \]

\[ \Rightarrow W5 = \frac{4(3.5\text{mA})}{(7E-5)(2.5V)^2} = 32\text{μm} \]
$V_{\text{SUPPLY}} = +3.3\text{V}$

$v_G = 0\text{V}$

$W5$  

$2$

$\downarrow$

$3.5\text{ mA}$

$v_D = 0.45\text{V}$

$M_3$

$M_2$

$M_1$

$= 350\text{ mV}$

$100\text{ Ohm}$

$\text{Receiver}$
Next, we’ll size the width $W_1$ of MOSFET M1. The circuit configuration is shown in the figure on the opposite page.

The length is set to the minimum, $L_1=0.5\mu m$ in this process. M1 is turned “on” by applying $+3.3\text{V}$ at the gate. Our goal is a $50\text{mV}$ voltage drop from drain to source when the drain current is $3.5\text{mA}$.

For the MOSFET parameters, use the following:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>N-channel</th>
<th>P-channel</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{TH}$</td>
<td>+0.65</td>
<td>-0.80</td>
<td>V</td>
</tr>
<tr>
<td>$\mu C_{ox}$</td>
<td>2.5E-4</td>
<td>7.0E-5</td>
<td>A/V²</td>
</tr>
</tbody>
</table>

**c)** What is the operating region (cutoff, triode, saturation) for M1 in this condition?

Circle one: \[ \text{CUTOFF} \quad \text{TRIODE} \quad \text{SATURATION} \]

\[ V_{GS} > V_{TH} \]
\[ V_{DS} < V_{GS} - V_{TH} \]
\[ 0.05\text{V} < 2.65\text{V} \]

**d)** What is the required “on” resistance $R_{on}$ looking into the drain of M1?

\[ R_{on} = 14.3\Omega \]
\[ \frac{V_{DS}}{I_D} = \frac{50\text{mV}}{3.5\text{mA}} \]

**e)** Determine the width $W_1$ necessary to meet the requirement a $50\text{mV}$ voltage drop from drain to source when the drain current is $3.5\text{mA}$ in this condition.

\[ W_1 = \frac{52.8\mu m}{14.3\Omega} = \frac{1}{(2.5E-4)W_1^{0.5}(3.3-0.65)} \]

\[ W_1 = 52.8\mu m \]
FULL TRIODE EQUATION FOR (e)

\[ 3.5 \text{ mA} = (2.5 \times 10^{-4}) \frac{W_1}{0.5} \left[ (3.3 - 0.65)(0.05) - \frac{(0.05)^2}{2} \right] \]

\[ W_1 = 53.9 \text{ mm} \]

CLOSE TO RESULT FROM \text{Ron APPROXIMATION}
3. I'm sure you remember the HW Set 2 “Even digital is analog” logic inverter problem - and in case you don’t, the schematic is shown in Figure 3-1 at the top of the opposite page. In that problem you chose a value for R_D so that a 2.5 V “logic middle” at the input would give a 2.5 V output when the NMOS device was one of the MOSFETs on the CD4007 array you are using from your ECE lab kit.

In this problem, you are designing a similar circuit in a 0.5 μm CMOS process, shown in Figure 3-2 on the opposite page. Recalling the large value of R_D from the problem set, you decide to implement R_D as MOSFET M2 in triode to save area. You also save area by choosing both devices to have minimum length L1 = L2 = 0.5 μm.

For the MOSFET parameters, use the following:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>N-channel</th>
<th>P-channel</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_th</td>
<td>+0.65</td>
<td>-0.80</td>
<td>V</td>
</tr>
<tr>
<td>( \mu C_{ox} )</td>
<td>2.5E-4</td>
<td>7.0E-5</td>
<td>A/V^2</td>
</tr>
</tbody>
</table>

For the purposes of this problem you may ignore channel length modulation.

a) In choosing device widths W1 and W2, there are two requirements you must meet given the input condition \( V_{IN} = +2.5 V \):

i) For input voltage \( V_{IN} = +2.5 V \), the output voltage must be \( V_{OUT} = +2.5 V \).

ii) With \( V_{IN} = +2.5 V \) and \( V_{OUT} = +2.5 V \), the drain current \( I_D = 3 mA \)

Determine W1 and W2 (in μm) to meet conditions (i) and (ii)

\[ W_1 = 3.5 \mu m \]
\[ W_2 = 2.0 \mu m - 2.9 \mu m \]  

b) Assuming M2 acts as a resistor, determine the small-signal gain \( v_{out}/v_{in} \) (slope of the \( v_{IN} - v_{OUT} \) plot) at the operating point \( V_{IN} = +2.5 V \), \( V_{OUT} = +2.5 V \).

\[ v_{out}/v_{in} = -2.7 \]

\[ -g_m R_3 = \frac{2(3 mA)}{(2.5 \cdot 0.65)(833 \Omega)} = -2.7 \]

\[ g_m = 3.24 \times 10^{-3} \frac{A}{V} \]
Figure 3-1. Resistive load logic inverter from HW set 2 (not to scale).

\[ M_1: \quad 3 \text{mA} = \frac{2.5 \times 10^{-4}}{2} \frac{W_1}{0.5} (2.5V - 0.6V)^2 \]

\[ \Rightarrow W_1 = 3.5 \mu\text{m} \]

Figure 3-2. Resistive load logic inverter in 0.5 μm CMOS process. M2 (PMOS in triode) functions as resistive load R_D.

\[ M_2: \quad R_{on \; \text{APPROXIMATION}} \]

\[ R_{on} = \frac{2.5V}{3 \text{mA}} = 833.3 \Omega \]

\[ = \frac{1}{7E-5 \frac{W_2}{0.5} (5V - 0.8V)} \]

\[ W_2 = 2.0 \mu\text{m} \]

FULL TRIODE

\[ 3 \text{mA} = 7E-5 \frac{W_2}{0.5} \left[(5-0.8)(2.5V) - \frac{(2.5V)^2}{2}\right] \]

\[ W_2 = 2.9 \]

LARGE V_DS; R_{on \; \text{APPROXIMATION}} NOT AS CLOSE