

ECE4902 Lecture 10

2-Stage Op-Amp Design Example


Improving Performance Cascode

Hand In:
HW 4

Handout:
Design Example

Op-Amp Design Example: Requirements ↔ Specifications

Circuit design: Choose architecture
Specify W, L for all MOSFETs;
R, C values



Circuit level:
Op-amp Specification:

Output voltage limit

$\pm 4.5 \text{ V}$

Input Common Mode Range

$\pm 2.25 \text{ V}$ $V_{ICM} = \frac{V_+ + V_-}{2} = \frac{V_{OUT}}{2}$

Gain-bandwidth product f_T

388 kHz $2 \times 194 \text{ kHz}$

Slew Rate

$2.83 \text{ V}/\mu\text{sec}$

Maximum output current

$\pm 450 \mu\text{A}$ $\frac{\pm 4.5 \text{ V}}{10 \text{ k}\Omega}$

DC Open Loop Gain A_0

2000

System Level

Requirements:

(Audio application)

Precision

Gain = 2;
feedback resistors $5 \text{ k}\Omega$

Supplies: $\pm 5 \text{ V}$;
output V swing $\pm 4.5 \text{ V}$


Frequency response:
-1dB down at 100 kHz

$f_{3dB} = ?$ 194 kHz

No distortion from
Slew Rate Limiting

DISTORTION
(NONLINEARITY)

WHAT CLOSED LOOP f_{3dB} DO WE NEED? CLOSED LOOP TRANSFER FUNCTION



NEED THIS FOR f_T GAIN-BW PRODUCT RELATIONSHIP

$$\frac{V_{out}}{V_{in}} = \frac{2}{1 + j\left(\frac{f}{f_{3dB}}\right)} \quad \left\{ \begin{array}{l} \text{DC GAIN} \\ \text{CLOSED LOOP } 3dB \text{ FREQUENCY} \end{array} \right.$$


CONVERT 5 dB TO NUMBER: $dB \rightarrow 20 \log_{10} \left(\frac{V_{out}}{V_{in}} \right) \Rightarrow \frac{V_{out}}{V_{in}} = 10^{(5/20)} = 1.778$

AT 100 kHz:

$$1.778 = \frac{2}{\sqrt{1 + \left(\frac{100 \text{ kHz}}{f_{3dB}}\right)^2}} \Rightarrow \left(\frac{1.778}{2}\right)^2 = \frac{1}{1 + \left(\frac{100 \text{ kHz}}{f_{3dB}}\right)^2}$$

$$\left(\frac{100 \text{ kHz}}{f_{3dB}}\right)^2 = 0.265 \Rightarrow f_{3dB} = 194 \text{ kHz}$$

SLEW RATE: MAXIMUM dV_{OUT}/dt



$$V_{OUT} = V_{PK} \sin(2\pi f t)$$

$$\frac{dV_{OUT}}{dt} = 2\pi f V_{PK} \underbrace{\cos(2\pi f t)}_{\text{MAX 1}}$$

$$\left. \frac{dV_{OUT}}{dt} \right|_{\text{MAX}} = \underbrace{2\pi f}_{\text{MAX}} \underbrace{V_{PK}}_{\text{MAX}} \underbrace{4.5V}_{\text{GOAL (COULD RELAX)}}$$




$$\text{SLEW RATE} = 2\pi (100 \text{ kHz}) (4.5V)$$

$$= 2.83 \text{ V}/\mu\text{sec} \quad (\text{GOAL})$$

FALLBACK (20 kHz)

$$2\pi (20 \text{ kHz}) 4.5V = 0.57 \text{ V}/\mu\text{sec}$$


OPEN LOOP GAIN VS. LINEARITY, DISTORTION



"HARMONIC DISTORTION"

NEED TO KEEP BELOW 0.1%

MODEL WITH FEEDBACK



$$V_{out} = \left(\frac{A}{1 + AB} \right) V_{in} + \left(\frac{1}{1 + AB} \right) \epsilon$$

WANT THIS $\leq 0.001 = \frac{1}{1 + A(\frac{1}{2})}$ (0.1%)

$$V_{out} = \epsilon + A(V_{in} - B V_{out})$$


$$V_{out} = \epsilon + A V_{in} - AB V_{out}$$

$$V_{out}(1 + AB) = \epsilon + A V_{in}$$

$$V_{out} = \underbrace{\left(\frac{A}{1 + AB} \right) V_{in}}_{\text{WANT}} + \underbrace{\left(\frac{1}{1 + AB} \right) \epsilon}_{\text{MORE } AB \text{ REDUCES EFFECT OF } \epsilon \text{ DISTORTION}}$$

$$\Rightarrow A > 2000$$

EFFECT OF LOAD IMPEDANCE Z_L



$R_{FB(TOTAL)}$

RESISTIVE

$R_{FB(TOTAL)} \parallel R_L$

CAPACITIVE PART:

$$i_c = C_L \frac{dV_{out}}{dt}$$

CAREFUL! MAY EXCEED
RESISTIVE CURRENT
AT HIGH FREQUENCIES


GENERAL PURPOSE OP-AMP

MINIMUM TOTAL R_L

MAXIMUM C_L

Op-amp input common mode (CM) range limits:


NEED TO HAVE ALL DEVICES IN SATURATION (NO TRIODE CRASH!)




M_7 TRIODE CRASH: (BIAS DECREASES)

$$V_{ICM(MIN)} - V_{GS1} - V_{GS7} = -5V$$

$V_{GS7} - V_{TH7}$ AT TRIODE CRASH




$$V_{DS7} = V_{ICM} - V_{GS1}$$



Op-Amp Design Example: Specifications ↔ MOSFETs ?

W, L, I_D, V_{GS}
~~32 UNKNOWN~~
~~32 EQ 2~~



CONSIDERATIONS:

- ALL DEVICES IN ACTIVE REGION
- LIMITS ↔ TRIODE CRASH

$$f_T \text{ (DOMINANT POLE MODEL)}: \frac{g_m}{2\pi C_c}$$

$$SR = \frac{I_{BIAS}}{C_c}$$

ACTIVE:

$$V_{DS8} > V_{GS8} - V_{TH}$$

WHICH MOSFETS?

Op-amp Specification:

Output voltage limit M5
 TRIODE CRASH M8

Input Common Mode Range M1 M3 M1 M2 M7

Gain-bandwidth product f_T M1 M2

Slew Rate M7


Maximum output current SOURCE M5 SINK M8

DC Open Loop Gain A_0 M1 M2 M4 M5 M8

$g_{m1} (r_{o2} || r_{o4}) g_{m7} (r_{o5} || r_{o8})$
 JUST MAKE SURE THIS IS BIG!

Specifying Op-Amp Design:

MOSFET	DC Bias		Size		Remarks
	ID [μ A]	$V_{GS} - V_{TH}$	W [μ m]	L [μ m]	
M1				10	
M2				10	
M3				10	
M4				10	
M5	500 μ A	-0.4V	7200	10	
M6		0.4V		10	
M7		0.4V		10	
M8	500 μ A	0.4V	2400	10	



Parameter	N-channel	P-channel	Units
V_{TH}	+1.90	-1.60	V
μC_{ox}	2.6E-5	9.1E-6	A/V^2
λ (L=10 μ m)	0.05	0.028	V^{-1}


① MINIMIZE AREA (CD4007 PARAMETERS) ALL $L = 10\mu\text{m}$
(COULD CHANGE LATER; HAVE TO START SOMEWHERE!)

② CHOOSE $C_c = 30\text{ pF}$ [SEE ECES29C; NOISE CONSIDERATIONS]

③ M_8 MUST ALWAYS CONDUCT MAX CURRENT

$$450\mu\text{A} \Rightarrow 500\mu\text{A} = I_{D8}$$

④ OUTPUT SWINGS DETERMINED BY TRIODE CRASH



SAME FOR M_5

$P_{MOS} : -0.4V$

⑤ W_8 FROM SQUARE LAW

$$500\mu\text{A} = \frac{2.6E-5}{2} \frac{W}{10} (0.4V)^2 = 2400\mu\text{m}$$

$$500\mu\text{A} = \frac{9.1E-6}{2} \frac{W}{10} (-0.4V)^2 \Rightarrow 7200\mu\text{m}$$