

ECE4902 Lecture 1

Administrative Information

Design example: Audio amplifier

ECE3204 Review

Discrete vs. Integrated Design

ECE4904 "Review"

p-n Junction

MOSFET

Handouts:

Administrative Information


Op-Amp Errors (ECE3204 Review)

IC Op-amp Introduction

ECE4904 "Review"

p-n Junction

MOS Symbols / Cross Section View





✓ AMPLIFY (SCALE UP) V_{in}

✓ LINEAR AMPLIFICATION (NO DISTORTION)

✓ FLAT FREQUENCY RESPONSE (AUDIO 20Hz-20kHz)


→ NEED TO TRANSLATE TO QUANTITATIVE REQUIREMENTS

QUALITATIVE




GAIN NEEDED:

$$\frac{out}{in} = \frac{4V}{10mV} = +100 = \frac{R_1 + R_2}{R_1}$$



DISTORTION: SUPPLY CLIPPING (VDD SUPPLIES)





$$SR \geq 2\pi f_{MAX} V_{OUTMAX}$$

Op-Amp Errors

		Static (DC)	Dynamic (AC)
Linear	Error Source	Offset Voltage DC Bias Current	Finite Bandwidth
	Text	Sec. 9.1, 13.2	Sec. 8.1, 9.1
	Analysis Strategy	1. Add DC sources to ideal op-amp to model errors 2. Analyze with superposition to find contribution of each error source to output voltage 3. Add in "worst case" fashion • Offset voltage can be either polarity • Bias current polarity known from type of op-amp input stage	Model closed loop behavior with first-order transfer function: • DC gain from ideal op-amp assumptions • Closed loop bandwidth (3-dB frequency) f_{3-dB} from gain-bandwidth product relationship Gain-bandwidth product procedure: 1. Redraw circuit with all inputs suppressed (set = 0) 2. Find feedback factor β (fraction of output fed back to inverting input) 3. Closed loop bandwidth f_{3-dB} will be unity gain frequency f_t multiplied by β
Non-Linear	Error Source	Output voltage swing limit Output current limit	Slew rate limit
	Text	Sec. 9.1	Sec. 9.8, 10.5.1
	Analysis Strategy	1. Determine maximum total v_{OUT}, i_{OUT} excursion at op-amp output from linear system model 2. Compare maximum, minimum to op-amp limits	1. Determine $v_{OUT}(t)$ from linear system behavior (transfer function for sine wave, general exponential response for step) 2. Calculate time derivative $dv_{OUT}(t)/dt$ 3. Compare maximum positive and negative $dv_{OUT}(t)/dt$ to op-amp slew rate limit

Textbook: Razavi, *Design of Analog CMOS Integrated Circuits*

STEP RESPONSE OF FIRST ORDER SYSTEM



First order differential equation for V_{out}

$$\underbrace{V_{out} = V_{in} - iR}_{\text{KVL}} \Rightarrow \underbrace{i = C \frac{d}{dt} V_{out}}_{\text{CAPACITOR}} \Rightarrow \frac{d}{dt} V_{out} = \left(\frac{-1}{RC} \right) V_{out} + \left(\frac{1}{RC} \right) V_{in}$$

Solve differential equation; homogeneous solution: $V_{in}=0$
try solution of form $Ae^{-t/\tau}$; substitute

$$\frac{d}{dt} [Ae^{-t/\tau}] = \left(\frac{-1}{RC} \right) [Ae^{-t/\tau}]$$

$$\frac{-1}{\tau} Ae^{-t/\tau} = \frac{-1}{RC} Ae^{-t/\tau} \Rightarrow \tau = RC \quad \left. \vphantom{\frac{-1}{\tau}} \right\} \text{"TIME CONSTANT"}$$

Particular solution: when output is constant,
 $t \rightarrow \infty$, $dV_{out}/dt \rightarrow 0$; try constant solution $V_{out} = B$
As $t \rightarrow \infty$, $V_{in} = V_F$

$$\left(\frac{-1}{RC} \right) B + \left(\frac{1}{RC} \right) V_F = 0 \Rightarrow B = V_F$$

Boundary condition: at $t=0$, $V_{out} = V_I$ (voltage across C cannot change instantaneously)


$$Ae^{-0/\tau} + V_F = V_I \Rightarrow A = V_I - V_F$$

General solution:

$$V_{out}(t) = V_F - (V_F - V_I) e^{-t/RC}$$


τ

DC ANALYSIS



BANDWIDTH AND RISE TIME

Consider the single pole network




$$\frac{V_{out}}{V_{in}} = H(s) = \frac{1}{1 + sRC} = \frac{1}{1 + s\tau}$$

Letting $s = j\omega$, we have

$$H(j\omega) = \frac{1}{1 + j\omega\tau} = \frac{1}{1 + j\left(\frac{\omega}{\omega_0}\right)}$$

where $\omega_0 = 1/\tau$ is the 3dB bandwidth, in radians/sec

The "rise time" t_r is defined as the time required for the output to rise from 10% to 90% of the output step:



From general step response

$$\left. \begin{aligned} 0.1 &= 1.0 - e^{-t_{10}/\tau} \Rightarrow t_{10} = -\tau \ln(0.9) \\ 0.9 &= 1.0 - e^{-t_{90}/\tau} \Rightarrow t_{90} = -\tau \ln(0.1) \end{aligned} \right\} t_r = t_{90} - t_{10} = \tau \ln(9)$$

$$\text{Or, } \boxed{t_r = 2.2\tau}$$

Since $\tau = 1/\omega_0$, and $f_0 = \omega_0/2\pi = \text{BW}$ (3dB bandwidth in Hz)


$$t_r = 2.2 \frac{1}{\omega_0} = \frac{1}{\text{BW}} \frac{2.2}{2\pi} \Rightarrow \boxed{\text{BW} \cdot t_r = 0.35}$$

Approximately valid for any linear system with poles near real axis (little overshoot in step response)


①

OP-AMP AS A CLASSICAL FEEDBACK SYSTEM

OP-AMP CIRCUIT:



CLASSICAL FEEDBACK:




β : "FEEDBACK FACTOR" FRACTION OF V_{out} FED BACK TO V_-

FIND CLOSED LOOP GAIN $G = \frac{V_{out}}{V_{in}}$

$$V_{out} = A(V_{in} - \beta V_{out}) \Rightarrow \boxed{\frac{V_{out}}{V_{in}} = \frac{A}{1 + A\beta} = G} \quad \begin{array}{l} \checkmark \text{AS EXPECTED} \\ G \rightarrow \frac{1}{\beta} \\ \text{AS } A \rightarrow \infty \end{array}$$

WHAT IS CLOSED LOOP GAIN G WHEN A IS FINITE?
REAL OP-AMP HAS SINGLE POLE TRANSFER FUNCTION



SUBSTITUTE IN G EXPRESSION

$$G = \frac{A}{1 + A\beta} = \frac{\frac{\omega_t}{s}}{1 + \beta \frac{\omega_t}{s}} \quad \left. \begin{array}{l} \text{MULTIPLY NUM, DEN} \\ \text{BY } \frac{s}{\beta \omega_t} \end{array} \right\}$$

MESSAGE INTO GENERAL FIRST ORDER FORM

$$G = \frac{[\text{DC GAIN}]}{1 + \frac{s}{[\omega_{3dB}]}}$$

$$G = \frac{\frac{\omega_t}{s} \frac{s}{B\omega_t}}{\left(1 + B \frac{\omega_t}{s}\right) \frac{s}{B\omega_t}} \Rightarrow \boxed{\frac{\frac{1}{B}}{1 + \frac{s}{B\omega_t}}}$$

} DC GAIN

} CLOSED LOOP BANDWIDTH ω_{3dB}

GAIN-BANDWIDTH TRADEOFF!:

WHEN WE CHOOSE A FEEDBACK FACTOR B (FRACTION < 1)

TO GET A CLOSED LOOP DC GAIN OF $\frac{1}{B}$

CLOSED LOOP BANDWIDTH ω_{3dB} IS $B\omega_t$

UNITY GAIN FREQUENCY ω_t REDUCED BY B FACTOR

INVERSE RELATIONSHIP: PRODUCT IS CONSTANT

$$\left[\begin{array}{c} \text{CLOSED LOOP} \\ \text{GAIN} \end{array} \right] \times \left[\begin{array}{c} \text{CLOSED LOOP} \\ \text{BANDWIDTH} \end{array} \right] = \left[\begin{array}{c} \text{GAIN-BANDWIDTH} \\ \text{PRODUCT} \end{array} \right]$$

$\frac{1}{B}$


$\underbrace{B\omega_t}_{\omega_{3dB}}$

$\underbrace{\omega_t}_{\text{UNITY GAIN FREQUENCY}}$

FOR LM741, $f_t = 1 \text{ MHz}$

FOR LF356, $f_t = 4 \text{ MHz}$

GRAPHICALLY.



EE3204 DC ERRORS

OFFSET VOLTAGE


Model as a source in series with either input of an ideal op-amp:



V_{os} can be of either $+$ or $-$ sign

BIAS CURRENT

Model as a current source in parallel with each input of an ideal op-amp:




Polarity of I_B is usually known (depends on type of transistors in op-amp input stage)

ANALYSIS

Use superposition and ideal op-amp assumptions to simplify analysis.

SLEW RATE LIMITING

WHAT IT IS:




MAXIMUM dv/dt POSSIBLE
AT OP-AMP OUTPUT

"SPEED LIMIT"

ANALYSIS PROCEDURE


- 1) DETERMINE OUTPUT $V_{out}(t)$
FROM LINEAR BEHAVIOR
(TRANSFER FUNCTION,
1ST ORDER STEP RESPONSE)
- 2) CALCULATE $dV_{out}(t)/dt$
- 3) SEE IF MAX $dV_{out}(t)/dt$
EXCEEDS SLEW RATE LIMIT

EXAMPLE: LM741



LM741
SLEW RATE LIMIT
 $0.5 \frac{V}{\mu\text{SEC}}$

SINUSOID



$$V_{out}(t) = V_{PK} \sin(2\pi f t)$$


$2\pi f \cdot 10V$

$$\frac{dV_{out}(t)}{dt} = 2\pi f V_{PK} \cos(2\pi f t)$$

$$= 1.2 V/\mu\text{SEC}$$

MAX $\frac{dV}{dt}$ MAX=1

STEP




$$V_{out}(t) = V_F - (V_F - V_I) e^{-t/\tau}$$

$$\frac{dV_{out}(t)}{dt} = \frac{(V_F - V_I)}{\tau} e^{-t/\tau}$$

MAX $\frac{dV}{dt}$ MAX=1 at $t=0$

SIMPLIFIED

DC BIAS CONDITIONS I_D
TO MEET NEEDED PERFORMANCE



Discrete vs. Integrated circuit design

Discrete

- Board-level system
- Devices "Take what you get"
- Matching difficult
- + Precise values possible
- + Large R, C possible
- + Many types of components
- + Possible to breadboard

Integrated

- + Chip-level system
- + Control over device geometry
- + Matching inherent
- Absolute values vary widely
- Largest C $\approx 100\text{pF}$; large R bad
- Limited to types in process
- Can't breadboard; simulation

EE4902 ANALOG IC DESIGN FLOW

