

ECE4902 Lecture 5

Small Signal Model Development

Transconductance g_m

Design Tradeoffs

Channel Length Modulation

Body Effect

Transconductance g_m Expressions

Common Source Amplifier

Example: Small signal gain, CD4007 parameters

How to Increase Gain?

Hand In:

HW 2

Handout:

Lecture Overview

Small Signal Model Development

Transconductance g_m Expressions

Channel Length Modulation

Common Source Amplifier (Again)

DEFINITION:

$$g_m = \left. \frac{dI_D}{dV_{GS}} \right|_{\text{OP POINT}}$$



$$g_m = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$

OVERDRIVE

$$g_m = \frac{2I_D}{(V_{GS} - V_{TH})}$$

$$g_m = \sqrt{2I_D \mu C_{ox} \frac{W}{L}}$$


g_m TRANS CONDUCTANCE
 $V_G \rightarrow I_D$ $\frac{\Delta I}{\Delta V}$



SAME FOR NMOS, PMOS



small signal

CHANGING V_{DS} ALSO AFFECTS I_D !



DEPENDENT SOURCE

$\frac{\Delta I_D}{\Delta V_{DS}}$
 BOTH AT DRAIN!





$$r_o = \frac{1}{\frac{dI_D}{dV_{DS}}}$$


$$r_o = \frac{1}{\lambda I_D}$$

DEFINITION

CHANNEL LENGTH MODULATION IN small signal model



"BODY EFFECT"
 LOOK AT CHANNEL, MOBILE Q
 V_G Q_G



WHAT IF $V_B \neq V_S$?

SUPPOSE $V_B \downarrow$

$\Rightarrow$ SIZE OF DEPLETION REGION INCREASES $\Rightarrow$ MORE FIXED CHARGE
 "UNCOVERED" $\Rightarrow Q_f \uparrow \Rightarrow Q_m \downarrow \Rightarrow I_D \downarrow$

MODEL AS INCREASE IN V_{TH}

$\Rightarrow$ COMMON SOURCE: $V_S = V_B \Rightarrow g_{mb} = 0$

$$\frac{\Delta I_D}{\Delta V_B} = g_{mb}$$

$\frac{dI_D}{dV_{GS}}$
 g_m EXPRESSIONS

CONSTRAINT

WHAT TO DO
 TO INCREASE g_m ?

LARGE SIGNAL
 "SIDE EFFECT"

$$\frac{2I_D}{(V_{GS} - V_{TH})}$$

I_D (FIXED POWER)

$\Rightarrow$ REDUCE
 $(V_{GS} - V_{TH})$

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2$$

$\uparrow$ AREA COST
 $\downarrow$

$$\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$

$V_{GS} - V_{TH}$
 (VOLTAGE
 "HEADROOM")

$\Rightarrow$ INCREASE $\frac{W}{L}$ (min)

$I_D \uparrow$ POWER COST


$$\sqrt{2I_D \mu_n C_{ox} \frac{W}{L}}$$

W, L
 FIXED AREA
 (PARASITIC
 CAP C_{par})

$\Rightarrow$ INCREASE I_D

$(V_{GS} - V_{TH})$ MUST $\uparrow$
 HEADROOM COST

Figure 3.2 Analog design octagon.



" g_m EFFICIENCY"


$\frac{g_m}{I_D}$ } WHAT WE WANT (HIGH GAIN)

I_D } SPEND (WANT $I_D \rightarrow 0$)




$$\frac{2I_D}{V_{GS} - V_{TH}} \frac{1}{I_D} = \frac{2}{V_{GS} - V_{TH}}$$

USUALLY START WITH

$$V_{GS} - V_{TH} \approx 0.2 \text{ to } 0.3 \text{ V}$$



ECE4902 Physical Significance of Channel Length Modulation Parameter λ



$\leftarrow L \rightarrow$ "DRAWN" LENGTH L (MASK)

SQUARE LAW WITH CHARGE DISTRIBUTION LENGTH

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L_{eff}} (V_{GS} - V_{TH})^2$$

$\underbrace{L}_{\text{MASK (GEOMETRY)}} - \underbrace{\Delta L}_{\text{ELECTRICAL EFFECT CAUSED BY CHANGE IN } V_{DS}}$

WRITE L_{eff} AS $L_{eff} = L \left(1 - \frac{\Delta L}{L} \right)$ FRACTIONAL CHANGE CAUSED BY ΔV_{DS}

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L \left(1 - \frac{\Delta L}{L} \right)} (V_{GS} - V_{TH})^2 \quad \text{USE } \frac{1}{1-\epsilon} \approx 1 + \epsilon$$

WITH THIS APPROX

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2 \left(1 + \underbrace{\frac{\Delta L}{L} \frac{\Delta V_{DS}}{\Delta V_{DS}}}_{\lambda} \right)$$

λ
CHANNEL LENGTH MODULATION PARAMETER

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2 [1 + \lambda V_{DS}]$$

$\underbrace{[1 + \lambda V_{DS}]}_{\text{CAPTURES CHANNEL LENGTH MOD}}$

$$\text{UNITS: } \frac{1}{V} \quad V^{-1}$$



$$\lambda = \frac{1}{L} \frac{\Delta L}{\Delta V_{DS}} \left\{ \begin{array}{l} \text{CHANGE IN EFFECTIVE LENGTH} \\ \text{CAUSED BY CHANGE IN } V_{DS} \end{array} \right.$$

$\underbrace{\lambda}_{\text{AS A FRACTION OF OVERALL LENGTH}}$


IDEAL: $\lambda = 0$

small signal model for common source amplifier with resistive load


Sec. 3.2 Common-Source Stage



DC BIAS: LARGE SIGNAL MODEL
(ASSUME ACTIVE REGION; CHECK!) ACTIVE ✓



Small signal model (simplest)



small signal gain

$$g_m = \frac{2I_D}{(V_{GS} - V_{TH})} = \frac{2(19.6\mu A)}{0.4V}$$

OPERATING POINT LARGE SIGNAL QUANTITIES

$$\frac{V_{out}}{V_{in}} = -g_m R_D$$

$$= -(9.8E-5)(100k\Omega)$$

$$= -9.8$$


180° ϕ INVERSION

Example process parameters		NMOS	PMOS	Units
Threshold voltage	V_t	+1.50	-1.50	V
Mobility- C_{ox} product	μC_{ox}	7.0 E-6	2.5 E-6	A/V ²
Channel length modulation	λ	0.03	0.05	V ⁻¹

Sec. 3.2

Common-Source Stage

HOW TO MAKE $\left| \frac{V_{out}}{V_{in}} \right|$ BIGGER?



INCREASE VALUE OF R_D !

SAME I_D (V_{GS} DIDN'T CHANGE)

$\Rightarrow$ SAME g_m

STILL IN ACTIVE REGION?

LARGE SIGNAL: $V_{OUT} = V_{DS} = V_{DD} - I_D R_D$

$$= 5V - \underbrace{20\mu A \cdot 1M\Omega}_{20V}$$

$$= 5V - 20V = -15V$$

TRIODE CRASH!

FIX: REDUCE I_D

WHAT I_D ? MAXIMIZE SIGNAL SWING WITH
 V_{OUT} OPERATING POINT $\frac{V_{DD}}{2} = 2.5V$

$$\frac{2.5V}{1M\Omega} = 2.5\mu A \quad \text{FIXES LARGE SIGNAL PROBLEM}$$

$\Rightarrow$ WILL REDUCE g_m !
 CHANGED $\frac{W}{L}$

$$g_m R_D \approx 12!$$

INCREASE g_m !

$g_m = \frac{2I_D}{(V_{GS} - V_{TH})}$ } INCREASE $I_D \Rightarrow$ TRIODE CRASH!
 REDUCE R_D

$$\text{GAIN: } |g_m R_D|$$

WAS ≈ 10

$$\left| \frac{V_{out}}{V_{in}} \right| = g_m R_D$$

$\uparrow$ $\uparrow$
 10X 10X

$$g_m (1M\Omega) = 100 \checkmark$$


OUTPUT DC BIAS: $V_{out} \approx \frac{V_{DD}}{2} = \underbrace{I_D R_D}_{\text{LARGE SIGNAL}}$

small signal gain

$$\underbrace{g_m R_D}_{\frac{2 I_D}{(V_{GS} - V_{TH})}} \Rightarrow \left| \frac{V_{out}}{V_{in}} \right| = \frac{2 I_D R_D}{(V_{GS} - V_{TH})} \Rightarrow \frac{\cancel{2} \frac{V_{DD}}{\cancel{2}}}{(V_{GS} - V_{TH})} = \frac{V_{DD}}{(V_{GS} - V_{TH})} \left\{ \begin{array}{l} \text{FIXED} \\ \text{SV} \\ \geq 0.2V \text{ (SUBTHR)} \end{array} \right.$$


25 BEST EVER

Sec. 3.2 Common-Source Stage




WHAT ELSE COULD WE
USE HERE INSTEAD
OF RESISTOR?

CAPACITOR?




CAP: OPEN AT DC
NO PATH FOR I_D
 $I_D = 0$ $g_m = 0$

INDUCTOR?



DC PATH ✓
 $Z_L = 0$ AT DC
ZERO DC GAIN
(OK FOR RF)
~~OP-AMP~~

WANT $g_m R_D$ HIGH



WHAT IS HIGHEST RESISTANCE

$$R_D = \infty$$



OPEN CIRCUIT!

NOT SO GOOD FOR DC BIAS

CURRENT SOURCE;
OPEN SMALL signal model
ALLOWS DC CURRENT IN
LARGE SIGNAL

HOW TO IMPLEMENT CURRENT SOURCE?

MOSFET WITH CONSTANT V_{GS}



SQUARE LAW FOR CHOOSING V_{GS}

$$I_D = \underbrace{\frac{\mu C_{ox}}{2}}_{\propto T^{-2.3}} \frac{W}{L} (V_{GS} - V_{TH})^2$$


TEMPERATURE $\approx -2 \frac{mV}{^\circ C}$
CHANGE V_{GS}

"THE OTHER WAY"

$T \uparrow 10\%$
 $\mu \downarrow 23\%$


50% CHANGE I_D $0^\circ C \rightarrow 50^\circ C$

"DIODE CONNECTED MOSFET"



"CURRENT MIRROR"

$I_{out} = I_D$ } BOTH IN ACTIVE REGION



COMMON SOURCE AMPLIFIER
WITH ACTIVE LOAD
CURRENT MIRROR