

ECE4902 Lecture 8

Differential Pair

Current Source Bias

Analysis Example

Diff Pair with Active Load

2-Stage Op-Amp

Online: HW 4

(due December 1!

Happy Thanksgiving!)

Handout:


Lecture 8 Topics

Analysis Example


Active Load Development

2-Stage Op-Amp Development

Lab 8/9 Op-amp



COMMON SOURCE: NEED TO SET V_{GS} BIAS "JUST RIGHT"



DIFF PAIR: HOW DO WE KNOW

I_{SS} , V_S WILL CAUSE CORRECT V_{GS1} , V_{GS2}
FOR $I_{D1} + I_{D2} = I_{SS}$?


SUPPOSE $V_S = 0$ (WRONG! $V_{GS} = 0 \Rightarrow I_{D1}, I_{D2} = 0$)

100mA WILL FLOW IN C_{par} PARASITIC CAP


C_{par} WILL CHARGE + TO - SO $V_S \downarrow$

V_{GS1} , V_{GS2} WILL INCREASE: I_{D1}, I_{D2} INCREASE

EQUILIBRIUM WHEN $I_c = 0 \Rightarrow I_{D1} + I_{D2} = I_{SS} \checkmark$
 $\rightarrow$ INHERENTLY SETS V_S FOR CORRECT V_{GS}



REDRAW TO SHOW SYMMETRY:



- Find the DC operating point for the circuit (device currents and DC node voltages) ✓
- Draw the half-circuit representations for the common mode and differential mode circuits.
- Determine the common mode and differential mode gains
- Sketch the total output waveforms V_{O1} and V_{O2} for a purely differential input of a 10mV peak sine wave.
- Sketch the total output waveforms V_{O1} and V_{O2} for a common mode input of a 1V peak sine wave.

For M1, M2: $\frac{\mu C_{ox}}{2} \frac{W}{L} = 3.0E-4 \frac{A}{V^2}$

SG LAW $V_{TH} \approx 1V$

$$25\mu A = (3E-4) (V_{GS} - 1V)^2 \Rightarrow V_{GS} = 1.289V$$

0.289 V

ECE4902 B2015 Lec 8

FOR small signal

$$g_m = \frac{2I_D}{V_{GS} - V_{TH}} = \frac{2 \cdot 25\mu A}{0.289} = 175 \mu A/V$$

DC OPERATING POINT $V_+ = V_- = 0$ (NO CM OR DM)
SYMMETRIC EXCITATION $i=0$ ACROSS !

KCL AT SOURCE

$$I_R + 25\mu A = I_D$$

OHM'S LAW
 $\frac{-V_S + 5V}{10M\Omega}$
ALSO NEED V_{GS} !

FROM SQUARE LAW (NEED V_{GS})

SYSTEM OF EQUATIONS WITH V_{GS}, V_{GS}^2


I_R SHOULD BE $< 25\mu A$

GUESS $V_{GS} \approx 1.5V \Rightarrow I_R = \frac{3.5V}{10M\Omega} = 0.35\mu A$
CHECK
REUSE
 $\approx 1\% \text{ OF } 25\mu A$

$I_R \ll 25\mu A \Rightarrow I_D \approx 25\mu A$

Differential mode

BREAK; CONNECT TO SIGNAL GND




$$\frac{-V_{od}}{2} = -g_m \underbrace{V_{gs}}_{\frac{V_d}{2}} 100 \text{ k}\Omega$$

DIFFERENTIAL GAIN



$$\begin{aligned}\frac{V_{od}}{V_d} &= g_m(100\text{k}\Omega) \\ &= (175\mu\text{A/V})(100\text{k}\Omega) \\ &= 17.5\end{aligned}$$

REDRAW WITH small signal MODEL




Common mode

OPEN CONNECTED POINTS OF SYMMETRY



COMMON SOURCE
AMPLIFIER WITH
"SOURCE
DEGENERATION"

SMALL SIGNAL
⇒



FULL ANALYSIS

$$R_S \gg R_D$$


$$\frac{V_{OCM}}{V_{CM}} \approx \frac{-R_D}{R_S}$$

$$\frac{100k\Omega}{10M\Omega} \approx 0.01$$


CMR "COMMON
MODE
REJECTION"

IDEAL: $\rightarrow 0$
MAKE $R_S \rightarrow \infty$

Outputs: Differential mode



Outputs: Common mode



Op-amp requirements for differential amplifier

GOALS

$$V_o = A(V_+ - V_-)$$


✓ RESPOND TO DIFFERENCE
X HIGH GAIN

SINGLE-ENDED OUTPUT

GAIN $g_m R_D \sim 10-20$

TAKE 1 SIDED OUTPUT
LOSE 2X OF GAIN

ACTIVE LOAD ?




ACTIVE LOAD IN DRAW OF M_2

HIGH GAIN ADD M_4 AS ACTIVE LOAD
MUST BE PMOS (HIGH r_o LOOKING INTO DRAIN)

M_3 : DIODE CONNECTED FOR MIRROR

HOW TO DO DC BIAS?

DC BIAS! * USE "OTHER" $I_S/2$ FROM M_1
AS INPUT TO MIRROR



Lab 8 op-amp:

