

ECE4902 Lecture 11

2-Stage Op-Amp
Finish Design Example
Simulation results


Improving Performance
Cascode

Handout:
Design Example

Specifying Op-Amp Design:

MOSFET	DC Bias		Size ^①		Remarks
	ID [μ A]	V _{GS} - V _{TH}	W [μ m]	L [μ m]	
M1	62.5 μ A	0.25V	380	10	
M2	62.5 μ A	0.25V	380	10	
M3	62.5 μ A	-0.4V	900	10	
M4	62.5 μ A	-0.4V	900	10	
M5	500 μ A	-0.4V	7200	10	
M6	125 μ A	0.4V	600	10	CHOOSE SAME W AS M7: SAME I _D
M7	125 μ A	0.4V	600	10	I _{D7} FROM SLEW RATE, W SCALED FROM M8
M8	500 μ A	0.4V	2400	10	

⑨ FOR $R_B = \frac{7.7V}{125\mu A} = 61k\Omega$




Parameter	N-channel	P-channel	Units
V _{TH}	+1.90	-1.60	V
μC _{ox}	2.6E-5	9.1E-6	A/V ²
λ (L=10μm)	0.05	0.028	V ⁻¹

- ① MINIMIZE AREA (CD4007 PARAMETERS) ALL $L = 10\mu\text{m}$
(COULD CHANGE LATER; HAVE TO START SOMEWHERE!)
- ② CHOOSE $C_c = 30\text{ pF}$ [SEE ECE529C; NOISE CONSIDERATIONS]

- ③ M_8 MUST ALWAYS CONDUCT MAX CURRENT

$$450\mu\text{A} \Rightarrow 500\mu\text{A} = I_{D8}$$

- ④ OUTPUT SWINGS DETERMINED BY TRIODE CRASH



SAME FOR M_5

PMOS: -0.4V

- ⑤ W_8 FROM SQUARE LAW

$$500\mu\text{A} = \frac{2.6\text{E-}5}{2} \frac{W}{10} (0.4\text{V})^2 = 2400\mu\text{m}$$

$$500\mu\text{A} = \frac{9.1\text{E-}6}{2} \frac{W}{10} (-0.4\text{V})^2 \Rightarrow 7200\mu\text{m}$$

- ⑥ SLEW RATE: I_{D7} (DIFF PAIR BIAS), $C_c = 30\text{ pF}$

$$SR = \frac{I_{\text{BIAS}}}{C_c}$$

$$\left(2.83\text{E+}6 \frac{\text{V}}{\text{sec}}\right) (30\text{ pF}) = 90\mu\text{A} \xrightarrow{\text{MARGIN}} 125\mu\text{A}$$

M_7, M_8 HAVE SAME V_{GS}, L : SCALE I_D BY WIDTH $\frac{I_{D8}}{I_{D7}} = \frac{W_8}{W_7}$


$$\frac{500\mu\text{A}}{125\mu\text{A}} = \frac{2400}{W_7} \Rightarrow W_7 = \frac{1}{4}(2400)$$

⑦ I_{D7} MUST SPLIT BY SYMMETRY IN DIFF PAIR (M_1, M_2) AND MIRROR (M_3, M_4)

⑧ M_6, M_7 SAME

⑩ M_3, M_4 FROM DC BIAS MATCHING

BALANCE: M_3, M_4
HAVE SAME V_{DS}



SIZE M_3, M_4
FOR SAME V_{GS}
AS M_5 ;

SCALE WIDTHS

$$W_4 = \frac{1}{8} W_5$$

$$\frac{I_{D4}}{I_{D5}} = \frac{W_4}{W_5} \Rightarrow \frac{62.5 \mu A}{500 \mu A} = \frac{1}{8}$$

⑪ INPUT STAGE: UNITY GAIN FREQUENCY

$$f_T = \frac{g_{m1}}{2\pi C_c} \Rightarrow 388 \text{ kHz} = \frac{g_{m1}}{2\pi (30 \text{ pF})} \Rightarrow g_{m1} \geq 73 \frac{\mu A}{V}$$

DEVICE:

$$g_m = \frac{2I_D}{V_{ov1}} \Rightarrow 73 \frac{\mu A}{V} = \frac{2(62.5 \mu A)}{V_{ov}} \Rightarrow V_{ov} \leq 1.71 \text{ V}$$

HIGHER: FASTER f_T


CHOOSE V_{ov} SMALLER

- BETTER g_m/I_D EFFICIENCY
- BETTER INPUT CM RANGE


$$V_{ov} = 0.25 \text{ (BEST } g_m/I_D)$$

$$62.5 \mu A = \frac{2.6 \times 10^{-5}}{2} \frac{W_1}{10} (0.25 \text{ V})^2 \Rightarrow W_1 = 380$$

Op-Amp Design



CHANGES FOR
ON-CHIP OP-AMP



CAPACITIVE
FEEDBACK:
NO DC
CURRENT

g_m FOR INPUT STAGE


$$g_m = \sqrt{2(20\mu A)(2.6E-5) \frac{380}{10}}$$

$$= 200\mu A/V$$


PREDICTED f_T : $\frac{g_m}{2\pi C_c} = \frac{200\mu A/V}{2\pi(30pF)} = 1.06\text{ MHz} > 388\text{ kHz} \checkmark$

SCALED
DOWN BY
3X (SAVE
POWER)

Open Loop Test Simulation



Open Loop DC response




Systematic Offset Voltage $-153 \mu\text{V}$


Average DC gain $= 8.014\text{V} / 1.32\text{mV} = 6070$

Open Loop AC response


$\sim 2000 \checkmark$
 $20 \log(6070) = \cancel{7.8} 75.6 \text{ dB} \checkmark$




Closed Loop Simulations




Closed Loop DC Sweep



Closed Loop Transfer Function (Unity Gain)



Closed Loop Step Response (Large Signal) **TRANSIENT ANALYSIS**



Rising slew rate $4V / 3.31\mu s = 1.21 V / \mu s$

Falling slew rate $4V / 3.72\mu s = 1.08 V / \mu s$

PREDICTED : $\frac{I_{D7}}{C_c} = \frac{40\mu A}{30pF} = 1.33 \frac{V}{\mu sec}$

✓

2 REASONS: PARASITIC CAP ADDS TO C_c
 $\uparrow \downarrow$ DIFFERENT (SEE SOLOMON OP-AMP PAPER)

How to Increase Open Loop Gain?

