

Improving Performance: Cascode Op-amp *

Tradeoff: + Higher node impedance
- Reduced signal swing

2-Stage Op-Amp

CL, Phase Margin Issue

1-stage op-amp (Johns & Martin 6.2)

Improving Performance: Cascode

* Bandgap Voltage Reference

(* Optional Lab Circuit)

Hand In:

HW 5

Handout:


Op-Amp Slides

Cascode Op-Amp


Bandgap Voltage Reference

Principle

Circuit




Review: Small signal (ac) model of 2-stage op-amp



IDENTIFY +, - INPUTS: HOW?



FOLLOW SIGNAL PATH FROM INPUT $\rightarrow$ OUTPUT
COUNT SIGN INVERSIONS



IN THIS CASE $V_1 \Rightarrow V_{OUT}$ 3 INVERSIONS:

V_1 - INPUT


V_2 + INPUT (2 INVERSIONS)



Complete transfer function, stability plot

$(r_{o2} \parallel r_{o4}) \uparrow$

* Increasing node impedance at 1st stage output does not affect phase margin! Separate gain, stability problems



TO APPROXIMATE PHASE NEAR f_T

$$\angle A = \underbrace{-90^\circ}_{\text{1st POLE}} - \tan^{-1}(f/f_{p2})$$

TRY THIS ONE WEIRD TRANSFER FUNCTION TIP

BEHAVIOR OF $|A|$, $\angle A$ NEAR f_T

$$A(f) = \frac{A_0}{\left(1 + j\left(\frac{f}{f_{p1}}\right)\right)\left(1 + j\left(\frac{f}{f_{p2}}\right)\right)}$$

MAGNITUDE

$$\frac{A_0}{\sqrt{1 + \left(\frac{f}{f_{p1}}\right)^2} \sqrt{1 + \left(\frac{f}{f_{p2}}\right)^2}}$$


APPROXIMATE: $\frac{f}{f_{p1}} \gg 1$ ≈ 1 FOR $f \ll f_{p2}$

$$\text{NEAR } f_T \quad |A(f)| \approx \frac{A_0}{\left(\frac{f}{f_{p1}}\right)}$$


$$\text{AT } f_T \quad |A(f_T)| = 1$$

$$\frac{A_0}{\frac{f_T}{f_{p1}}} = 1 \Rightarrow f_T = A_0 f_{p1}$$

Cascode Current Source Development



$$R_{out} = r_{O2} \approx 100k\Omega$$



PROBLEM

$$I_{OUT} = I_{D2} = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2 [1 + \lambda V_{DS}]$$

$$V_{DS} \uparrow \Rightarrow I_{D2} \uparrow$$

HOW TO KEEP I_{D2} FROM CHANGING?

CHANGE L: λ SMALLER $\checkmark$ } CAN
SCALE W: MORE AREA $\times$ } BE OK

CHANGE V_{GS}

$$V_{DS} \uparrow \Rightarrow I_{D2} \uparrow \Rightarrow V_{GS} \downarrow$$


"SOURCE DEGENERATION"

$\checkmark$ R_{out} INCREASED

R_S AREA

$\times$ HEADROOM REDUCED

$$R_{out} = r_{O2} [1 + g_m R_S] \approx 1M\Omega$$



KVL LOOP

$$I_{REF} R_S + V_{GS1} - V_{GS2} - I_{OUT} R_S = 0$$


$$V_{GS2} = V_{GS1} - (I_{OUT} - I_{REF}) R_S$$

NEGATIVE FEEDBACK!

$$I_{OUT} \uparrow \Rightarrow V_{GS2} \downarrow$$

$$R_{out} = r_{O4} (1 + g_{m4} r_{O2}) \approx 10M\Omega \quad \checkmark \checkmark$$

HEADROOM $\times \times$



PROBLEM

V_{OUT} CHANGED V_{DS2}

$\Rightarrow$ CHANGED I_{D2}


MAGIC: PASSES I_{D2} THRU
BUT KEEPS V_{DS2} CONSTANT!?

$$M_4: I_D = I_S$$

$$V_{DS2} = V_{BIAS} - \underbrace{V_{GS4}}_{\sim \text{CONSTANT}}$$


M_4 : "CASCODE"

Current source comparison: Simulation




ID vs. V_{DS} SWEEP COMPARISON: SIMPLE MIRROR – SOURCE DEGENERATED – CASCODE

DC Response



Cascode Op-Amp (Optional Lab 10)




ORIGINAL 2 STAGE $A_0 = 5000$


CASCODE

250000

5000



CRANK UP TO $\sim 1\text{mV/div}$, LOW FREQ



5V


WHAT IS SIGNAL SWING HERE?

$V_{OUT} = 5V$

$V_{GS} = \frac{5V}{50} = 0.1V$



Figure 9-1

To cascode the internal node, you'll need a fourth CD4007 chip. Connect it as shown here:




2-Stage Op-Amp Phase Margin vs. C_{LOAD}

Transient Response




TOO MUCH ϕ SHIFT
FROM 2ND POLE f_{p2}



- $C_{LOAD} = 10\text{pF}, 100\text{pF}, 1000\text{pF}$
- Phase margin ϕ_M degrades as C_{LOAD} increases



1-Stage ("gm-C" "transconductor") Op-Amp



- Only one high impedance node: C_{LOAD} compensates

1-Stage (“gm-C” “transconductor”) Op-Amp


Transient Response




- $C_{\text{LOAD}} = 1000 \text{ pF}, 10000 \text{ pF}$: ϕ_M same as $C_{\text{LOAD}} \uparrow$
- Unity gain frequency f_T worse, but always stable

1-Stage Problem

OPEN LOOP DC $V_{in} \rightarrow V_{out}$




V_{out}





- Lousy DC gain ≈ 90 (39 dB) NOT ENOUGH FOR MOST OP-AMP APPLICATIONS
- Solution: Add cascode to high impedance node

1-Stage with Cascodes



1-Stage with Cascodes

Transient Response



- $C_{LOAD} = 1000\text{pF}, 10000\text{pF}$: ϕ_M same as $C_{LOAD} \uparrow$
 - Unity gain frequency f_T worse, but always stable
- DYNAMIC SAME

Bandgap Voltage Reference (Optional Lab 11)

Motivation: DC Bias

I_{BIAS} : SLEW RATE (I_{SS})

↳ g_{m1} INPUT STAGE


$$f_T = \frac{g_{m1}}{2\pi C_c}$$

$$I_{BIAS} = \frac{(V_{DD} - V_{SS}) - V_{GS}}{R_{BIAS}}$$

COULD
CHANGE!?
SUPPLY!

TEMPERATURE
CHANGE



⇒ WANT I_{SS} , SR, f_T , ... INSENSITIVE TO SUPPLY, TEMP VARIATIONS!



Bandgap Principle

BJT

$I_S \propto$ EMITTER AREA
DOUBLES EVERY 10°C



$$V_{BE} = \frac{kT}{q} \ln\left(\frac{I_C}{I_S}\right)$$

$I_C = I_S e^{(V_{BE}/V_T)}$
SCALE CURRENT
BOLTZMANN'S CONSTANT $\left\{ \frac{kT}{q} \right\}$ ABS TEMP
"THERMAL VOLTAGE"
 q e^- CHARGE
 $\approx 26\text{mV}$ AT $T=300\text{K}$






FIGURE 6. TYPICAL BASE-TO-EMITTER VOLTAGE CHARACTERISTIC vs TEMPERATURE FOR EACH TRANSISTOR

Bandgap Circuit

BANDGAP VOLTAGE REFERENCE

Here's the bandgap circuit covered in lecture:



The CA3046 is a 5 NPN transistor array. Its data sheet is available on the course website.