

ECE4902 Lecture 13

Finish Bandgap Voltage Reference

Phase Locked Loop

- Loop Components

- FM Demodulation

- Clock Frequency Multiplication

Matching Issues

- Differential Pair

- Current Mirror

MOS vs. BJT Comparison

- Short Channel Effects

Course Evaluations

Handouts:

- Offset Voltage Math



- MOS vs. BJT

Reminder:

All Labs / Late HW must be handed in by 5pm Thursday December 17th!!!

Bandgap Principle

$I_S \propto \text{EMITTER AREA}$
DOUBLES EVERY 10°C



$$V_{BE} = \frac{kT}{q} \ln\left(\frac{I_C}{I_S}\right)$$

$I_C = I_S e^{(V_{BE}/V_T)}$
SCALE CURRENT
BOLTZMANN'S CONSTANT $\left\{ \frac{kT}{q} \right\}$ "THERMAL VOLTAGE"
ABS TEMP
 q } e⁻ CHARGE
 $\approx 26\text{mV}$ AT $T=300\text{K}$






FIGURE 6. TYPICAL BASE-TO-EMITTER VOLTAGE CHARACTERISTIC vs TEMPERATURE FOR EACH TRANSISTOR

Bandgap Circuit

BANDGAP VOLTAGE REFERENCE

Here's the bandgap circuit covered in lecture:



The CA3046 is a 5 NPN transistor array. Its data sheet is available on the course website.

⇒ Q2 HAS 4X
EMITTER AREA
RELATIVE TO Q1

CURRENT: $I_{C2} = \frac{\Delta V_{BE}}{R_1} \Rightarrow I_{C1} = \frac{2 \Delta V_{BE}}{R_1} \Rightarrow V_{R2} = I_{C1} R_2 = \frac{2 R_2}{R_1} \Delta V_{BE}$

Q_1, Q_2 BJTS:

$$V_{BE2} = \frac{kT}{q} \ln \left(\frac{I_{C2}}{I_{S2}} \right) \quad V_{BE1} = \frac{kT}{q} \ln \left(\frac{I_{C1}}{I_{S1}} \right)$$

LOOK AT ΔV_{BE}

$$\Delta V_{BE} = \frac{kT}{q} \left[\ln\left(\frac{I_{C1}}{I_{S1}}\right) - \ln\left(\frac{I_{C2}}{I_{S2}}\right) \right]$$

$$\ln x - \ln y = \ln\left(\frac{x}{y}\right)$$

$$\Delta V_{BE} = \frac{kT}{q} \ln \left[\underbrace{\frac{I_{C1}}{I_{C2}}}_2 \underbrace{\frac{I_{S2}}{I_{S1}}}_4 \right]$$

MIRROR 2 4 EMITTER AREAS

$$\Delta V_{BE} = \frac{kT}{q} \ln(8) = \left[\frac{k}{q} \ln(8) \right] T$$

ΔV_{BE} IS PTAT!

KVL TO V_{BG}


$$V_{BG} = V_{BE1} + \left(\frac{2R_2}{R_1} \right) \Delta V_{BE}$$

ADJUST TO GET $V_{BG} = 1.205V$

PLL


This is the most complicated of the three optional labs - but is definitely the coolest system and if you can get it working, you should be able to learn a lot. f_{OUT}

The top level block diagram of the PLL is shown below:





BUILDING THE SYSTEM



The first step is to build the VCO block by itself and verify its operation:



Next build the PFD:




TO LOOP FILTER




NEED TO SMOOTH OUT PULSES!
LOOP FILTER


FINALLY: THE LOOP FILTER





FM (Frequency Modulation)



Clock Frequency Multiplication





$\div 2$ FREQUENCY DIVIDER




$$f_{CLKOUT} = \frac{1}{2} f_{CLKIN}$$

$\underbrace{\qquad\qquad\qquad}_{\frac{1}{N}}$



DIFFERENTIAL PAIR OFFSET (W MISMATCH EXAMPLE)



RANDOM VARIATION IN MASK...

μCox SAME

$W_2 > W_1 \Rightarrow I_{D2} > I_{D1}$ WITH ZERO INPUT V_{ID}

NEED TO APPLY NONZERO V_{OS} TO "HELP" M1 $\Rightarrow I_{D1} = I_{D2}$

$$I_{D1} = \frac{\mu C_{ox}}{2} \frac{W_1}{L} (V_{GS1} + V_{OS} - V_t)^2 = I_{D2} = \frac{\mu C_{ox}}{2} \frac{W_2}{L} (V_{GS2} - V_t)^2 \quad \left. \begin{array}{l} \text{DEF OF} \\ \text{INPUT REF'D } V_{OS} \\ \text{IN SQUARE LAW} \end{array} \right\}$$

CANCEL COMMON TERMS; SOLVE FOR V_{OS}

$$W_1 (V_{GS1} + V_{OS} - V_t)^2 = W_2 (V_{GS2} - V_t)^2$$

↓ REWRITE; MULTIPLY OUT

$$W_1 [(V_{GS} - V_t) + V_{OS}]^2 = W_2 (V_{GS} - V_t)^2 \quad \text{SMALL } V_{OS}$$

$$W_1 (V_{GS} - V_t)^2 + 2W_1 (V_{GS} - V_t) V_{OS} + V_{OS}^2 = W_2 (V_{GS} - V_t)^2$$

COMMON FACTOR

$$V_{OS} = \left(\frac{V_{GS} - V_t}{2} \right) \left[\frac{W_2}{W_1} - 1 \right]$$

$V_{eff}/2 \rightarrow 0$ IF $W_1 = W_2$ ✓

EMPHASIZE MISMATCH

$$V_{OS} = \frac{V_{eff}}{2} \left[\frac{W + \frac{\Delta W}{2}}{W - \frac{\Delta W}{2}} - 1 \right] \Rightarrow \frac{V_{eff}}{2} \left[\frac{1 + \frac{\frac{\Delta W}{2}}{W}}{1 - \frac{\frac{\Delta W}{2}}{W}} - 1 \right]$$

MULTIPLY OUT POLYNOMIAL

$$\left(1 + \frac{\frac{\Delta W}{2}}{W} + \frac{\frac{\Delta W}{2}}{W} + \left(\frac{\Delta W}{2W} \right)^2 \right) - 1$$

ORIGINAL DIFF PAIR

$$V_{eff} = 0.25V \quad \frac{\Delta W}{W} = 1\% \Rightarrow V_{OS} = 1.25mV$$

MISMATCH: $\Delta W = W_2 - W_1$ ERROR

$$\text{AVG : } W = \frac{W_1 + W_2}{2} \quad W = W_1 = W_2 \text{ IDEAL}$$

SUBSTITUTE

$$W_1 = W - \frac{\Delta W}{2} \quad W_2 = W + \frac{\Delta W}{2}$$

SUB INTO V_{OS} EXPRESSION



$$\text{APPROX } \frac{1}{1-\epsilon} \approx 1 + \epsilon$$

$$\Rightarrow \left[\left(1 + \frac{\frac{\Delta W}{2}}{W} \right) \left(1 + \frac{\frac{\Delta W}{2}}{W} \right) - 1 \right] \frac{V_{eff}}{2}$$

SMALLER V_{eff} ($V_{GS} - V_{TH}$) OVERDRIVE

$$V_{OS} = \underbrace{\left(\frac{V_{eff}}{2} \right)}_{\text{VOLTAGE SCALE FACTOR}} \underbrace{\left(\frac{\Delta W}{W} \right)}_{\text{FRACTIONAL MISMATCH}} \Rightarrow \underbrace{V_{OS}}_{\text{FIXED DISTANCE (LITHO GRAPH ACCURACY)}} \underbrace{\left(\frac{\Delta W}{W} \right)}_{\text{MAKE W BIGGER}}$$

DIFFUSION



Current in collector terminal: $I_C = \frac{qADn_i^2}{2W_B N_A} e^{(V_{BE}/V_T)} \underbrace{\frac{kT}{q}}_{I_s}$		Current in drain terminal (active region): Long channel ($L \gg 1 \mu m$): $I_D = \frac{\bar{\mu} C_{OX}}{2} \frac{W}{L} (V_{GS} - V_{TH})^2$ Short channel ($L \ll 1 \mu m$): $I_D = C_{OX} W v_{SAT} (V_{GS} - V_{TH})$ NO L! VELOCITY SATURATION	
Representing current in form of $I = Q/\Delta T$			
Charge in base: $Q = \frac{qAW_B n_i^2}{2N_A} e^{(V_{BE}/V_T)}$	Charge in channel: $Q = \frac{C_{OX} WL}{2} (V_{GS} - V_{TH})$	Charge in channel: $Q = C_{OX} WL (V_{GS} - V_{TH})$	
Transit time through base: $\Delta T = \frac{W_B^2}{2\mu V_T}$	Transit time through channel: $\Delta T = \frac{L^2}{2\bar{\mu} (V_{GS} - V_{TH})}$	Transit time through channel: $\Delta T = \frac{L}{v_{SAT}}$	MAX SPEED
Applied voltage:			
V_{BE} : Applied across base-emitter junction	V_{GS} : Applied from gate to source		
Geometry under designer control, subject to process (mask lithography) minimum:			
A: Base-emitter junction area	W: Width of channel under gate L: Length of channel under gate		
Process parameters:			
W_B : Width of base region (determined by diffusion of dopant atoms for base, emitter regions) N_A : Dopant density of p-type atoms in base	C_{OX} : Gate oxide capacitance per unit area (determined by thickness, dielectric constant of gate oxide) V_{TH} : Threshold voltage (determined by lots of things; see Razavi ch. 16)		
Physical parameters:			
μ : Bulk mobility of carriers in base D_n : Diffusion constant of electrons in base n_i : Intrinsic carrier concentration (strongly temperature dependent) q : Electron charge V_T : thermal voltage = $kT/q \sim 26mV$ @ $T=300K$	$\bar{\mu}$: Surface mobility of carriers in channel		v_{SAT} : Saturation velocity (maximum due to high field; $\approx 1E+7$ cm/s.

Notes:

Speed

W_B, L are critical dimensions for improving speed performance

Note exponent of 2 in ΔT equation indicates that improvement goes as factor squared; meaning there are two reasons speed improves:

- 1) Shorter distance for carrier to travel
- 2) More "push" (steeper diffusion gradient for BJT, higher E field for MOSFET in long channel limit)

Factors in MOS - BJT speed performance:

- 1) Bulk mobility (BJT) always better than surface mobility (MOSFET)
- 2) Reducing critical dimension involves different process considerations
- 3) Trying to increase MOSFET speed by increasing $V_{GS} - V_{TH}$ has two problems:
 - reduces transconductance efficiency
 - carrier velocity doesn't increase as much as expected due to velocity saturation (Razavi ch. 16)

Small signal transconductance g_m :	
$g_m = \frac{I_C}{V_T}$ <i>26mV</i>	$g_m = \frac{I_D}{(V_{GS} - V_{TH})/2}$ <i>100mV SUBTHRESHOLD</i>

Why BJT transconductance will always be better for roughly similar bias currents:

Thermal voltage V_T is less than $(V_{GS} - V_T)$; trying to reduce $V_{GS} - V_T$ below $\sim 150\text{mV}$ causes MOSFET to enter subthreshold (weak inversion) region of operation

Advantages of MOS:

Near ∞ input resistance looking into gate vs. base current for BJT (better buffer on input side)

Better analog switch; truly ohmic at origin of $V_{DS} - I_D$ plot (sample & hold)

Compatible with digital CMOS (process cost advantage)

Comes out of non-active operating region more quickly (BJT slow out of saturation)

More robust current sources (gentler "crash" than BJT into saturation)

Advantages of BJT

More speed, transconductance per amount of bias current

Higher intrinsic gain for actively loaded stage (better Early voltage)

Lower output resistance at emitter vs. source of MOSFET (better buffer on output side)

"Closer" to fundamental physics (e.g. bandgap voltage reference)

Follows exponential model over 5 - 8 orders of magnitude (analog computation; multipliers)

Higher output resistance current sources

FINAL EXAM:

OP-AMP:


DC ANALYSIS: I_D , V_{GS} OPERATING POINT ; OUTPUT SWING LIMIT
(TRIODE CRASH)

+ , - INPUTS

DOMINANT POLE MODEL: $f_T = \frac{g_m}{2\pi C_{COMP}}$ $SR = \frac{I_{BIAS}}{C_{COMP}}$

STABILITY ANALYSIS (2 POLE MODEL)

$|A|$, $\angle A$ PHASE MARGIN



DIFF PAIR DESIGN FOR DC OUTPUT
GAIN
SIGNAL SWING